Pixel clock generator, method of operating the same, and apparatuses including the pixel clock generator
AssigneeSamsung Electronics Co., Ltd.
InventorsSung Jin Kim, Tae lk Kim, Se Hyung Jeon
Life of this patent
Estimating the term…
Abstract
A method of operating a pixel clock generator (PCG), the method including generating N clock signals according to a control voltage signal, the N clock signals having different phases and N being a natural number; generating M frequency-divided clock signals based on the N clock signals, the M frequency-divided clock signals having different phases and M being a natural number greater than N; and generating a pixel clock signal based on at least two selected ones of the M frequency-divided clock signals.
Claims16
A pixel clock generator (PCG) comprising:
- a voltage controlled oscillator configured to generate N clock signals according to a control voltage signal, the N clock signals having different phases and N being a natural number;
- a frequency-divided multiphase signal generating circuit configured to generate M frequency-divided clock signals based on the N clock signals received from the voltage controlled oscillator, the M frequency-divided clock signals having different phases and M being a natural number greater than N;
- and
- a pixel clock signal modulator configured to generate a pixel clock signal based on at least two selected ones of the M frequency-divided clock signals, the pixel clock signal modulator including a frequency dividing circuit configured to divide frequencies of each of the at least two selected ones of the M frequency-divided clock signals to generate twice-frequency-divided clock signals, and the pixel clock signal is generated based on the twice-frequency-divided clock signals.
A pixel clock generator (PCG) comprising:
- a voltage controlled oscillator configured to generate N clock signals according to a control voltage signal, the N clock signals having different phases and N being a natural number;
- a frequency-divided multiphase signal generating circuit configured to generate M frequency-divided clock signals based on the N clock signals received from the voltage controlled oscillator, the M frequency-divided clock signals having different phases and M being a natural number greater than N;
- and
- a pixel clock signal modulator configured to generate a pixel clock signal based on at least two selected ones of the M frequency-divided clock signals, wherein the frequency-divided multiphase signal generating circuit:
- includes,
- a plurality of D flip-flops, a first one of the plurality of D flip-flops having,
- an output terminal connected to a clock terminal of a second one of the plurality of D flip-flops, and
- an inverted output terminal connected to both an input terminal of the first one of the plurality of D flip-flops and a clock terminal of a third one of the plurality of D flip-flops.
A pixel clock generator (PCG) comprising:
- a multiphase signal generator configured to generate frequency-divided clock signals according to a received horizontal synchronization signal, the frequency-divided clock signals each having a different phase;
- and
- a pixel clock signal modulator configured to generate a pixel clock signal and a frequency-divided pixel clock signal based on at least two of the frequency-divided clock signals, the pixel clock signal modulator including a frequency dividing circuit configured to divide frequencies of each of the at least two frequency-divided clock signals to generate twice-frequency-divided clock signals, and the pixel clock signal is generated based on the twice-frequency-divided clock signals.
Dependencies are inferred from the claim text.