Semiconductor device and data processing system
AssigneeHitachi, Ltd.
InventorSeiji Miura
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorSeiji Miura
Estimating the term…
A high-speed, low-cost data processing system capable of ensuring expandability of memory capacity and having excellent usability while keeping constant latency is provided. The data processing system is configured to include a data processing device, a volatile memory, and a non-volatile memory. As the data processing device, the volatile memory, and the non-volatile memory are connected in series and the number of connection signals are reduced, the speed is increased while keeping expandability of memory capacity. The data processing device measures latency and performs a latency correcting operation to keep the latency constant. When data in the non-volatile memory is transferred to the volatile memory, error correction is performed to improve reliability. The data processing system formed of these plurality of chips is configured as a data processing system module in which the chips are disposed so as to be multilayered each other and are connected by a ball grid array (BGA) or a technology of wiring these chips.
A semiconductor device comprising:
Dependencies are inferred from the claim text.