Dual-edge gated clock signal generator

A semiconductor device comprising a dual-edge triggered circuit and a clock signal generator for providing a gated clock signal to trigger operation of the dual-edge triggered circuit, the clock signal generator comprising:

• a first detector that receives an input clock signal, a clock gating signal and a feedback of the gated clock signal for generating, when the clock gating signal is asserted, a first detector output signal that is asserted or de-asserted as a function of disjunction or conjunction respectively of the values that the input clock signal and the gated clock signal had when the clock gating signal transitioned from asserted to de-asserted;
• and
• a second detector that receives the input clock signal, the clock gating signal and the first detector output signal for generating, when the clock gating signal is de-asserted, as the value of the gated clock signal the value of the input clock signal or the complementary value as a function of the first detector output signal, and for maintaining, while the clock gating signal is asserted, the value that the gated clock signal had when the clock gating signal transitioned from de-asserted to asserted,
• wherein the second detector selects as the value of the gated clock signal the value of the input clock signal if the first detector output signal is de-asserted, and the value of the complement of the input clock signal if the first detector output signal is asserted.

A method of generating a gated clock signal for use with dual-edge triggered circuit modules, the method comprising:

• a first detector receiving an input clock signal, a clock gating signal and a feedback of the gated clock signal;
• generating, when the clock gating signal is high (asserted), a first detector output signal that is asserted or de-asserted as a function of disjunction or conjunction respectively of the values that the input clock signal and the gated clock signal had when the clock gating signal transitioned from asserted to de-asserted;
• a second detector receiving the input clock signal, the clock gating signal and the first detector output signal;
• generating, when the clock gating signal is de-asserted, as the value of the gated clock signal the value of the input clock signal or the complementary value of the input clock signal as a function of the first detector output signal;
• and
• maintaining, while the clock gating signal is asserted, the value that the gated clock signal had when the clock gating signal transitioned from de-asserted to asserted,
• wherein the value of the gated clock signal is selected as the value of the input clock signal if the first detector output signal is de-asserted, and the value of the complement of the input clock signal if the first detector output signal is asserted.