Grid refinement method
AssigneeTaiwan Semiconductor Manfacturing Company, Ltd.
InventorsWen-Chuan Wang, Shy-Jay Lin, Pei-Yi Liu, Jaw-Jung Shin, Burn Jeng Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manfacturing Company, Ltd.
InventorsWen-Chuan Wang, Shy-Jay Lin, Pei-Yi Liu, Jaw-Jung Shin, Burn Jeng Lin
Estimating the term…
The present disclosure provides an embodiment of a method, for a lithography process for reducing a critical dimension (CD) by a factor n wherein n<1. The method includes providing a pattern generator having a first pixel size S1 to generate an alternating data grid having a second pixel size S2 that is <S1, wherein the pattern generator includes multiple grid segments configured to offset from each other in a first direction; and scanning the pattern generator in a second direction perpendicular to the first direction during the lithography process such that each subsequent segment of the grid segments is controlled to have a time delay relative to a preceding segment of the grid segments.
A lithographic method comprising:
A method of lithographically exposing a substrate, the method comprising:
A method for a lithographic process, the method comprising:
Dependencies are inferred from the claim text.