Back to results
US 9,142,277 B2Granted
Semiconductor memory device having discriminary read and write operations according to temperature
AssigneeSamsung Electronics Co., Ltd.
InventorsJinhyun Kim, Dogeun Kim
Life of this patent
Estimating the term…
Abstract
A semiconductor memory device is provided which includes a memory cell array including magnetic memory cells arranged in a matrix form of rows and columns and connected with bit lines and a source line; and a temperature sensing unit configured to generate a temperature sensing signal by sensing a temperature of the memory cell array. A memory controller, constituting a memory system together with the semiconductor memory device, may control read and write operations of the semiconductor memory device differently according to the temperature sensing signal of the temperature sensing unit.
Claims20
A semiconductor memory system comprising:
- a semiconductor memory device including
- a memory cell array of magnetic memory cells arranged in a matrix form of rows and columns, and
- a temperature sensing unit configured to generate a temperature sensing signal by sensing a temperature of the memory cell array;
- and
- a memory controller configured to receive the temperature sensing signal generated by the temperature sensing unit and to control at least one of write operations and read operations of the semiconductor memory device in response to the temperature sensing signal of the temperature sensing unit,
- wherein the memory controller is configured to perform at least one of the following operations:
- to control the number of write operations to be more than the number of read operations when the temperature sensing signal indicates a temperature higher than a reference temperature,
- to control an operating frequency of the write operations to be higher than an operating frequency of the read operations when the temperature sensing signal indicates a temperature higher than a reference temperature,
- to issue a number of commands for write operations to be more than a number of commands for read operations when the temperature sensing signal indicates a temperature higher than a reference temperature.
6 more elements
A semiconductor memory system comprising:
- a semiconductor memory device including
- a memory cell array of magnetic memory cells arranged in a matrix form of rows and columns, and
- a temperature sensing unit configured to generate a temperature sensing signal by sensing a temperature of the memory cell array;
- and
- a memory controller configured to receive the temperature sensing signal generated by the temperature sensing unit and to control at least one of write operations and read operations of the semiconductor memory device in response to the temperature sensing signal of the temperature sensing unit,
- wherein the memory controller is configured to perform at least one of the following operations:
- to control a number of read operations to be more than a number of write operations when the temperature sensing signal indicates a temperature lower than a reference temperature,
- to control an operating frequency of the read operations to be higher than an operating frequency of the write operations when the temperature sensing signal indicates a temperature lower than a reference temperature, and
- to issue a number of commands for read operations to be more than a number of commands for write operations when the temperature sensing signal indicates a temperature lower than a reference temperature.
6 more elements
A semiconductor memory device comprising:
- a memory cell array including magnetic memory cells arranged in a matrix form of rows and columns;
- a temperature sensing unit configured to generate a temperature sensing signal by sensing a temperature of the memory cell array;
- and
- a control circuit configured to control at least one of write operations and read operations in response to the temperature sensing signal of the temperature sensing unit,
- wherein the control circuit is configured to perform at least one of the following operations:
- to control a number of write operations to be higher than a number of read operations when the temperature sensing signal indicates a temperature higher than a reference temperature, and
- to control an operating frequency of the write operations to be higher than an operating frequency of the read operations when the temperature sensing signal indicates a temperature higher than a reference temperature.
4 more elements
A semiconductor memory device comprising:
- a memory cell array including magnetic memory cells arranged in a matrix form of rows and columns;
- a temperature sensing unit configured to generate a temperature sensing signal by sensing a temperature of the memory cell array;
- a control circuit configured to control at least one of write operations and read operations in response to the temperature sensing signal of the temperature sensing unit;
- and
- an input/output circuit configured to transfer the temperature sensing signal to a memory controller;
- wherein the control circuit is configured to control an operating frequency of the read operations to be higher than an operating frequency of the write operations.
3 more elements
A semiconductor memory device comprising:
- a memory cell array including magnetic memory cells arranged in a matrix form of rows and columns;
- a temperature sensing unit configured to generate a temperature sensing signal by sensing a temperature of the memory cell array;
- an operating voltage generating unit configured to generate first and second write voltages having different levels according to the temperature sensing signal of the temperature sensing unit and first and second read voltages having different levels according to the temperature sensing signal of the temperature sensing unit according to a mode of operation;
- and
- a control circuit configured to adjust a number of accesses of the memory cell array in response to the temperature sensing signal, each access being one of a read operation and a write operation.
2 more elements
An operation controlling method of a semiconductor nonvolatile memory device comprising:
- generating a temperature sensing signal by sensing a temperature of at least a portion of the nonvolatile memory device;
- controlling the number of write operations to be more than the number of read operations when the temperature sensing signal is at a first state;
- and
- controlling the number of read operations to be more than the number of write operations when the temperature sensing signal is at a second state.
1 more element
A memory controller comprising:
- an input configured to receive a temperature sensing signal from a memory device indicating a temperature of the memory device;
- a control unit configured to issue a plurality of read commands and write commands to the memory device, the control unit being configured to adjust a number of at least one of read commands and write commands in response to the received temperature sensing signal.
Dependencies are inferred from the claim text.