Back to results
US 9,128,759 B2Granted
Decimal multi-precision overflow and tininess detection
AssigneeInternational Business Machines Corporation
InventorsSteven R. Carlough, Adam B. Collura, Michael K. Kroener, Silvia M. Mueller
Life of this patent
Estimating the term…
Abstract
An approach is provided in which a processor includes an adder that concurrently generates one or more intermediate results and a boundary indicator based upon instructions retrieved from a memory area. The boundary indicator indicates whether a collective result generated from the intermediate results is within a boundary precision value.
Claims25
A system comprising:
- a processor;
- one or more memories accessible by the processor, wherein the one or more memories stores one or more instructions;
- and
- an adder included in the processor that generates, based upon one or more of the instructions, a plurality of corrected digit sums and, utilizing the corrected digit sums, concurrently generates one or more half-adder results and a boundary indicator, wherein the adder generates a collective result from the one or more half-adder results, and wherein the boundary indicator indicates whether the collective result is within a boundary precision value.
1 more element
A computer-implemented method comprising:
- receiving one or more instructions at one or more processors;
- retrieving, by one or more of the processors, a first data value and a second data value corresponding to the received instructions;
- and
- concurrently generating, by one or more of the processors, one or more half-adder results and a boundary indicator based upon the first data value and the second data value, wherein one or more of the processors generates a collective result from the one or more half-adder results, and wherein the boundary indicator indicates whether the collective result is within a boundary precision value.
1 more element
An information handling system comprising:
- one or more processors;
- a memory coupled to at least one of the processors;
- a set of computer program instructions stored in the memory and executed by at least one of the processors in order to perform actions of:
- receiving one or more instructions at one or more processors;
- retrieving, by one or more of the processors, a first data value and a second data value corresponding to the received instructions from the memory;
- and
- concurrently generating, by one or more of the processors, one or more half-adder results and a boundary indicator based upon the first data value and the second data value, wherein one or more of the processors generates a collective result from the one or more half-adder results, and wherein the boundary indicator indicates whether the collective result is within a boundary precision value.
4 more elements
Dependencies are inferred from the claim text.