Overlay abnormality gating by Z data
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChun-Hsien Lin, Kuo-Hung Chao, Yi-Ping Hsieh, Yen-Di Tsen, Jui-Chun Peng, Heng-Hsin Liu, Jong-I Mou
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChun-Hsien Lin, Kuo-Hung Chao, Yi-Ping Hsieh, Yen-Di Tsen, Jui-Chun Peng, Heng-Hsin Liu, Jong-I Mou
Estimating the term…
The present disclosure relates to a method of monitoring wafer topography. A position and orientation of a plurality first alignment shapes disposed on a surface of a wafer are measured. Wafer topography as a function of wafer position is modeled by subjecting the wafer to an alignment which simultaneously minimizes misalignment between the wafer and a patterning apparatus and maximizes a focus of radiation on the surface. A non-correctable error is determined as a difference between the modeled wafer topography and a measured wafer topography. A maximum non-correctable error per field is determined for a wafer, and a mean variation in the maximum non-correctable error across each field within each wafer of a lot is determined, both within a layer and across layers. These values are then verified against a set of statistical process control rules to determine if they are within a specification limit of the manufacturing process.
A method of screening a wafer with a plurality of reticle fields, the method comprising:
A method of monitoring topography over a wafer, said method comprising:
A metrology system, comprising:
Dependencies are inferred from the claim text.