Apparatus and methods for amplifier fault protection
AssigneeAnalog Devices, Inc.
InventorsGavin P. Cosgrave, Javier Alejandro Salcedo, Yuhong Huang, David J. Clarke, Minsheng Li
Life of this patent
Estimating the term…
Loading patent…
AssigneeAnalog Devices, Inc.
InventorsGavin P. Cosgrave, Javier Alejandro Salcedo, Yuhong Huang, David J. Clarke, Minsheng Li
Estimating the term…
An amplifier includes a fault protection control circuit biased from the signal pin and a fault protection circuit including a first PMOS transistor and a second PMOS transistor. The sources and bodies of the first and second PMOS transistors can be connected to one another, the drain of the first PMOS transistor can be connected to the amplifier's output, and the drain of the second PMOS transistor can be connected to a signal pin. During normal operating conditions, the fault protection control circuit can turn on the first and second PMOS transistors. However, the fault protection control circuit can turn off the first PMOS transistor and turn on the second PMOS transistor when an overvoltage condition is detected, and can turn on the first PMOS transistor and turn off the second PMOS transistor when an undervoltage condition is detected, even when the integrated circuit is unpowered.
An apparatus comprising:
An apparatus comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.