Digital duty cycle correction circuit
AssigneeSamsung Electronics Co., Ltd.
InventorsCheon-Oh Lee, Tae-Pyeong Kim, Jung-Myung Choi, Sung-Jun Kim, Ho-Bin Song, Han-Kyul Lim
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsCheon-Oh Lee, Tae-Pyeong Kim, Jung-Myung Choi, Sung-Jun Kim, Ho-Bin Song, Han-Kyul Lim
Estimating the term…
A digital duty cycle correction circuit includes a duty cycle controller and a digital duty control code generator. The duty cycle controller generates first and second output clock signals by compensating duty cycles of first and second input clock signals based on a digital duty control code. The digital duty control code generator generates the digital duty control code based on a frequency value obtained by converting duty cycle information of the first output clock signal and the second output clock signal.
A digital duty cycle correction circuit comprising:
A digital duty cycle correction circuit comprising:
An integrated circuit device, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Arrangements in which a continuous pulse train is transformed into a train having a desired pattern: the output pulses having a constant duty cycle
Pulse technique
About 7 years 5 months of term left · ends 13 Mar 2034 (estimated)
This application claims priority from Korean Patent Application No. 2013-0027626, filed on Mar. 15, 2013, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.
1. Field
Apparatuses and methods consistent with exemplary embodiments relate to signal processing, and more particularly, to a digital duty cycle correction circuit.
The above and/or other aspects will become more apparent by describing certain exemplary embodiments with reference to the accompanied drawings.
FIG. 1 is a block diagram illustrating a digital duty cycle correction circuit according to an exemplary embodiment.
FIG. 2 is a schematic circuit diagram illustrating an example of the digital duty cycle correction circuit of FIG. 1.
Certain exemplary embodiments are described in greater detail below with reference to the accompanying drawings. The exemplary embodiments may, however, be embodied in various different forms and should not be construed as limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art. Like reference numerals refer to like elements throughout this application.
It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the disclosure. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (e.g., “between” versus “directly between,” “adjacent” versus “directly adjacent,” etc.).