System and method for suppression of peaking in an external LC filter of a buck regulator
AssigneeQUALCOMM Incorporated
InventorsAnkit Srivastava, Vijayakumar Dhanasekaran
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsAnkit Srivastava, Vijayakumar Dhanasekaran
Estimating the term…
Disclosed are systems and methods for suppressing voltage peaking in a buck regulator. In one aspect, a buck regulator comprises: a pulse-width modulator (PWM) that generates a pulsed signal; a switch operable to selectively connect the regulator to a DC power supply in response to the pulsed signal and output a pulsed output DC signal; a filter for filtering out high frequency noise from the pulsed output DC signal and generating a regulated output signal; an integrator for comparing the pulsed output DC signal with a reference voltage signal and generating an error signal for input to the PWM; a subtractor operable to subtract the reference voltage signal from the filtered output signal to generate an error feedback signal; and an adder operable to add the error feedback signal to the error signal for input to the pulse-width modulator in order to suppress voltage peaks in the filtered output signal.
A power regulator circuit comprising:
A power regulator circuit comprising:
A power regulator circuit comprising:
A method for regulating output of a power supply, the circuit comprising:
A computer program product for regulating output of a power supply, comprising:
An apparatus for regulating output of a power supply, the circuit comprising:
Dependencies are inferred from the claim text.