Semiconductor structure
AssigneeInotera Memories, Inc.
InventorsTzung-Han Lee, Yaw-Wen Hu, Hung-Chang Liao, Chung-Yuan Lee, Hsu Chiang, Sheng-Hsiung Wu
Life of this patent
Estimating the term…
Loading patent…
AssigneeInotera Memories, Inc.
InventorsTzung-Han Lee, Yaw-Wen Hu, Hung-Chang Liao, Chung-Yuan Lee, Hsu Chiang, Sheng-Hsiung Wu
Estimating the term…
A semiconductor structure includes multiple buried gates which are disposed in a substrate and have a first source and a second source, an interlayer dielectric layer covering the multiple buried gates and the substrate as well as a core dual damascene plug including a first plug, a second plug and an insulating slot. The insulating slot is disposed between the first plug and the second plug so that the first plug and the second plug are mutually electrically insulated. The first plug and the second plug respectively penetrate the interlayer dielectric layer and are respectively electrically connected to the first source and the second source.
A semiconductor structure, comprising:
Dependencies are inferred from the claim text.