# US 9,040,990 B2 · Array substrate for flat display device and method of fabricating the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 9,040,990 B2
- Document ID: US9040990B2
- Status: Granted
- Kind: B2
- Application number: 13/683,913
- Filed: 2012-11-21
- Published: 2013-06-27
- Granted: 2015-05-26
- Earliest claimed: 2011-12-26
- Assignees: LG Display Co., Ltd.
- Applicants: LG Display Co., Ltd.
- Inventors: Chel-Hee Jo; Dae-Sung Jung
- Web page: https://patentgrep.com/patent/US9040990B2

## CPC

- H10H 29/142: {Two-dimensional arrangements, e.g. asymmetric LED layout}
- H10D 86/441: {Interconnections, e.g. scanning lines}
- H10D 86/60: wherein the TFTs are in active matrices
- H10H 20/01: Manufacture or treatment
- H10H: INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10D: INORGANIC ELECTRIC SEMICONDUCTOR DEVICES

## Abstract

Embodiments relate to an array substrate for a flat display device and a method of fabricating the same for reducing an over etch at a portion of the substrate where a data line is applied in a diagonal shape during the etching of the data line. As a result, disconnection of the data line may be reduced, which in turn reduces the failure rate of the flat display devices and enhances process yield.

## Claims

### Claim 1

An array substrate for a flat display device, the array substrate comprising:
a substrate comprising a display region and a non-display region disposed at an edge of the display region;
a plurality of gate lines disposed in the display region and a plurality of data lines vertically crossed with the plurality of gate lines; and
a plurality of gate link lines configured to apply gate signals to the plurality of gate lines and a plurality of data link lines configured to apply data signals to the plurality of data lines,
wherein at least the outermost data link line of the plurality of data link lines comprises an end portion, the end portion connected to a corresponding data line of the plurality of data lines, and wherein the outermost data link line is the data link line closest to the outermost edge of the non-display region;
wherein the end portion comprises a horizontal portion extending from the corresponding data line, a vertical portion perpendicular to the corresponding data line, and a diagonal portion having a diagonal shape connected between the horizontal portion and the vertical portion,
wherein a line width of the diagonal portion is greater than a line width of the horizontal portion or vertical portion.

### Claim 2 (depends on 1)

The array substrate of claim 1, wherein each of the plurality of data link lines comprises the end portion, and a gap between the diagonal portions have a same width as a width of a gap between the vertical portions.

### Claim 3 (depends on 1)

The array substrate of claim 1, wherein a line width of the diagonal portion is same as a line width of the vertical portion.

### Claim 4 (depends on 1)

The array substrate of claim 1, wherein a gap between the diagonal portions has a same width as a width of a gap between the vertical portions.

### Claim 5 (depends on 1)

The array substrate of claim 1, wherein a gap between the diagonal portions is greater than a width of a gap between the vertical portions in the plurality of data link lines.

### Claim 6 (depends on 1)

The array substrate of claim 1, further comprising:
a gate electrode formed on the substrate;
a gate insulating layer formed on the gate electrode;
a semiconductor layer formed on the gate insulating layer;
a source electrode and a drain electrode formed on the semiconductor layer; and
a pixel electrode brought into contact with the drain electrode.

### Claim 7 (depends on 1)

The array substrate of claim 1, wherein the flat display device is an electrophoretic display device.

### Claim 8 (depends on 1)

The array substrate of claim 1, wherein the flat display device is a liquid crystal display device.

### Claim 9 (depends on 1)

The array substrate of claim 1, wherein an electrostatic discharge protection circuit is provided between the plurality of data link lines and the plurality of data lines.