Interleaved parallel redundancy check calculation for memory devices
AssigneeRed Hat, Inc.
InventorJohn F. Cooper
Life of this patent
Estimating the term…
Loading patent…
AssigneeRed Hat, Inc.
InventorJohn F. Cooper
Estimating the term…
In one embodiment, a mechanism for interleaved parallel cyclic redundancy check calculation for memory devices is disclosed. In one embodiment, a method includes generating an index value as part of a cyclic redundancy check (CRC) operation, the index value being a result of a first exclusive-or operation applied to both of input data directly as-is from a data bus and to data in a 64-bit accumulator utilized to store results of the CRC operation. The method also includes indexing an interleaved parallel CRC table with the index value to retrieve a 64-bit polynomial entry from the CRC table, performing a second exclusive-or operation on the retrieved polynomial entry and data in the 64-bit accumulator, storing the results of the second exclusive-or operation in the 64-bit accumulator, and transmitting contents of the 64-bit accumulator directly as-is to the data bus.
A method, comprising:
A system, comprising:
A non-transitory machine-readable storage medium including instructions that, when accessed by a processing device, cause the processing device to perform operations comprising:
Dependencies are inferred from the claim text.