Low density parity check encoder and encoding method
Assigneeu-blox AG
InventorsAhmed S Mahdi, Nikolaos L Kanistras, Vassilis Paliouras
Life of this patent
Estimating the term…
Loading patent…
Assigneeu-blox AG
InventorsAhmed S Mahdi, Nikolaos L Kanistras, Vassilis Paliouras
Estimating the term…
The present invention is directed toward a parity check encoder for low density error correction codes and to an encoding method. In accordance with an embodiment, an encoder for error correction coding comprises: first hardware resources configured to receive a message bits vector and to compute an intermediate parity bits vector from the message bits vector wherein the intermediate parity bits vector is computed based on a sub-matrix of a parity check matrix; and second hardware resources configured to compute a parity bits vector from the intermediate parity bits vector, wherein the second hardware resources are configured to compute parity bits for multiple different codes, and wherein portions of the hardware resources that are configured to compute the parity bits for a particular one of the codes are commonly shared with portions of the hardware resources that are configured to compute the parity bits for another particular one of the codes.
A method of encoding an error correction code, comprising steps of:
An encoder for error correction coding, comprising:
Dependencies are inferred from the claim text.