Substrate assembly provided with capacitive interconnections, and manufacturing method thereof
AssigneeSTMicroelectronics S.r.l.
InventorsRoberto Canegallo, Mauro Scandiuzzo
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics S.r.l.
InventorsRoberto Canegallo, Mauro Scandiuzzo
Estimating the term…
An assembly including: a first substrate having a first surface and housing a first electrical-interconnection element and a second electrical-interconnection element in a position corresponding to the first surface; a second substrate having a second surface, housing a third electrical-interconnection element and a fourth electrical-interconnection element in a position corresponding to the second surface, and provided with a dielectric layer extending on top of the third interconnection element; and a first bump and a second bump made of conductive material, extending between the first electrical-interconnection element and the third electrical-interconnection element and, respectively, between the second electrical-interconnection element and the fourth electrical-interconnection element, at least partially aligned to the respective electrical-interconnection elements, the first bump being ohmically coupled to the first interconnection element and capacitively coupled to the third interconnection element, and the second bump being ohmically coupled to the second interconnection element and to the fourth interconnection element.
An assembly comprising:
An assembly comprising:
Dependencies are inferred from the claim text.