Method for manufacturing semiconductor device by performing multiple ion implantation processes
AssigneeFuji Electric Co., Ltd.
InventorsSeiji Noguchi, Hidenao Kuribayashi
Life of this patent
Estimating the term…
Loading patent…
AssigneeFuji Electric Co., Ltd.
InventorsSeiji Noguchi, Hidenao Kuribayashi
Estimating the term…
A method for manufacturing a semiconductor device suppresses loss of vacuum in a chamber of an ion implanter, sag of a resist mask pattern for ion implantation, and producing a resist residue after ashing. First ion implanting process implants n-type impurity to form n+ impurity layer on the whole back surface of n− semiconductor wafer. A resist mask on the back surface of the wafer covers a part corresponding to where n+ cathode layer will be formed. A second ion implanting process implants p-type impurity using the resist mask to form p+ impurity layer in the interior of the n+ impurity layer. Second ion implanting process is split into two or more times. The dose of p-type impurity in second ion implanting process is greater than that of n-type impurity in first ion implanting process. The resist mask is removed, and p+ the n+ impurity layers activated.
A method for manufacturing a semiconductor device comprising the steps of:
Dependencies are inferred from the claim text.