Device and method for addressing, and converter
AssigneeSew-Eurodrive GmbH & Co. KG
InventorsWolfgang Kropp, Andreas Schiff
Life of this patent
Estimating the term…
Abstract
It is provided to implement a different number of logical slaves in a field device for use in an AS interface network as a function of the assigned address, which slaves may be addressed using the assigned address in the standard or in the expanded addressing mode. Thus, in a field device, it is possible to provide slaves having different profiles, via which different data types may be exchanged. Furthermore, a method is provided, with which a field device having different slaves is able to be addressed in a simple manner while avoiding double addressing.
Claims22
A device, comprising:
- at least two bus participants connected by a connection to at least one of (a) a bus, (b) an electric cable, (c) a current bus, and (d) air;
- and
- an assignment device adapted to assign a data at least one of (a) flowing in through and (b) exchanged through the connection to the bus participants
- wherein the device includes a reversing logic adapted to shift the device from a first mode to a second mode when a standard address is at least one of (a) switched and (b) switched from one of (i) a delivery address and (ii) an address 0 to another address value, wherein the device includes a processing device that simulates one bus participant as a logical slave in the first mode, and wherein in the second mode the at least two bus participants are simulated without reconfiguration as at least two logical slaves within the processing device.
A system, comprising:
- a device connected to a bus;
- wherein the device is adapted to implement, in a first mode, one of (a) a logical slave and (b) a bus participant, and to implement, in a second mode, one of (a) at least two logical slaves and (b) at least two bus participants
- wherein the device includes a reversing logic adapted to shift the device from the first mode to the second mode when a standard address is at least one of (a) switched and (b) switched from one of (i) a delivery address and (ii) an address 0 to another address value, wherein the device includes a processing device that simulates one bus participant as a logical slave in the first mode, and wherein in the second mode the at least two bus participants are simulated without reconfiguration as the at least two logical slaves within the processing device.
A system, comprising:
- a device adapted to connect to a bus;
- wherein the device is adapted to implement one logical slave while operated using a standard address and to implement at least two logical slaves while operated with an address other than the standard address
- wherein the device includes a reversing logic adapted to shift the device from a first mode to a second mode when the standard address is at least one of (a) switched and (b) switched from one of (i) a delivery address and (ii) an address 0 to another address value, wherein the device includes a processing device that simulates the one logical slave in the first mode, and wherein in the second mode the at least two logical slaves are simulated without configuration within the processing device.
A system, comprising:
- a device adapted to connect to a bus, the device including a computer, a state machine of at least two bus participants being represented in the computer
- wherein the device includes a reversing logic adapted to shift the device from a first mode to a second mode when a standard address is at least one of (a) switched and (b) switched from one of (i) a delivery address and (ii) an address 0 to another address value wherein the device includes a processing device that simulates one logical salve in a first mode, and wherein in the second mode at least two logical slaves are simulated without reconfiguration within the processing device.
A method for addressing a device provided as a bus participant having two logical slaves, comprising:
- providing the device with at least one of (a) a standard address and (b) an address 0, before addressing and operation in at least one of (a) a first mode and (b) a standard addressing mode;
- assigning another address to the device;
- and
- implementing by the device at least two logical slaves after address assignment, the implementing including operating a processing device of the device to simulate the at least two logical slaves during a second mode;
- wherein the device includes a reversing logic adapted to shift the device from the first mode to the second mode when the standard address is at least one of (a) switched and (b) switched from one of (i) a delivery address and (ii) the address 0 to another address value.
A converter, comprising:
- at least one of:
- (a) a device including:
- at least two bus participants connected by a connection to at least one of (a) a bus, (b) an electric cable, (c) a current bus, and (d) air;
- and
- an assignment device adapted to assign a data at least one of (a) flowing in through and (b) exchanged through the connection to the bus participants;
- (b) a device connected to a bus, wherein the device is adapted to implement, in a first mode, one of (a) a logical slave and (b) a bus participant, and to implement, in a second mode, one of (a) at least two logical slaves and (b) at least two bus participants;
- and
- (c) a device adapted to connect to a bus, wherein the device is adapted to implement one logical slave while operated using a standard address and to implement at least two logical slaves while operated with an address other than the standard address
- wherein the device includes a reversing logic adapted to shift the device from the first mode to the second mode when the standard address is at least one of (a) switched and (b) switched from one of (i) a delivery address and (ii) an address 0 to another address value, and
- wherein the device adapted to connect to the bus includes a processing device that simulates the one logical slave in the first mode and simulates without reconfiguration the at least two logical slaves in the second mode.
Dependencies are inferred from the claim text.