Systems and methods for multi-level termination calibration for voltage mode drivers
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorYu-Nan Shih
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorYu-Nan Shih
Estimating the term…
A voltage mode driver system includes a plurality of VMD cells, a plurality of auxiliary cells, a control logic and an output node. The plurality of VMD cells are configured to generate a first output. The plurality of VMD cells are configured to generate a calibrated effective resistance at different signal levels according to a calibration signal. The plurality of auxiliary cells are configured to generate a second output. The output node combines the first output and the second output into a driver output. The control logic is configured to control the plurality of auxiliary cells and the second output according to a selected level. The plurality of VMD cells may be configured to generate a calibrated effective resistance at different signal levels according to a calibration signal. A calibration component is configured to determine a voltage dependence effect and to generate a calibration signal according to the determined voltage dependence effect.
A voltage mode driver system comprising:
A voltage mode driver calibration component comprising:
A method of operating a voltage mode driver, the method comprising:
Dependencies are inferred from the claim text.