Method of eDRAM DT strap formation in FinFET device structure
AssigneeInternational Business Machines Corporation
InventorsVeeraraghavan S. Basker, Sivananda Kanakasabapathy, Tenko Yamashita, Chun-Chen Yeb
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsVeeraraghavan S. Basker, Sivananda Kanakasabapathy, Tenko Yamashita, Chun-Chen Yeb
Estimating the term…
The specification and drawings present a new method, device and computer/software related product (e.g., a computer readable memory) are presented for realizing eDRAM strap formation in Fin FET device structures. Semiconductor on insulator (SOI) substrate comprising at least an insulator layer between a first semiconductor layer and a second semiconductor layer is provided. The (metal) strap formation is accomplished by depositing conductive layer on fins portion of the second semiconductor layer (Si) and a semiconductor material (polysilicon) in each DT capacitor extending to the second semiconductor layer. The metal strap is sealed by a nitride spacer to prevent the shorts between PWL and DT capacitors.
A device for an embedded dynamic random access memory (eDRAM) deep trench (DT) strap formation in a fin-shaped field effect transistor (FinFET) device structure, the device comprising:
Dependencies are inferred from the claim text.