Mutual-exclusion algorithms resilient to transient memory faults
AssigneeMicrosoft Corporation
InventorsRotem Oshman, John R. Douceur, Thomas Moscibroda
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicrosoft Corporation
InventorsRotem Oshman, John R. Douceur, Thomas Moscibroda
Estimating the term…
Techniques for implementing mutual-exclusion algorithms that are also fault-resistant are described herein. For instance, this document describes systems that implement fault-resistant, mutual-exclusion algorithms that at least prevent simultaneous access of a shared resource by multiple threads when (i) one of the multiple threads is in its critical section, and (ii) the other thread(s) are waiting in a loop to enter their respective critical sections. In some instances, these algorithms are fault-tolerant to prevent simultaneous access of the shared resource regardless of a state of the multiple threads executing on the system. In some instances, these algorithms may resist (e.g., tolerate entirely) transient memory faults (or “soft errors”).
A system comprising:
A system comprising:
A system comprising:
Dependencies are inferred from the claim text.