Three dimensional passive multi-component structures
AssigneeNone recorded
InventorsShawn X. Arnold, Douglas P. Kidd, Sean A. Mayo, Scott P. Mullins, Dennis R. Pyper, Jeffrey M. Thoma, Kenyu Tojima
Life of this patent
Estimating the term…
Loading patent…
AssigneeNone recorded
InventorsShawn X. Arnold, Douglas P. Kidd, Sean A. Mayo, Scott P. Mullins, Dennis R. Pyper, Jeffrey M. Thoma, Kenyu Tojima
Estimating the term…
Stacked arrays of components are disclosed. In one embodiment, a first and a second layer of components are electrically and mechanically coupled to a thin interposer disposed between the first and second layers. The first layer can be configured to attach the stacked array to a host printed circuit board. The interposer can insulate the components from one another and also couple signals between the components on the first and second layers. In one embodiment, the components in the first and second layers are passive components.
A vertically stacked integrated array, comprising:
A computing device, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Packaging or power distribution: internal mounting support structures, e.g. for supporting printed circuit boards
Structurally associated with non-printed electric components: associated with surface mounted components
Using auxiliary mounted passive components or auxiliary substances: capacitors or dielectric substances
Structural association of two or more printed circuits: one or more single auxiliary printed circuits mounted on a main printed circuit, e.g.…
About 5 years 10 months of term left · ends 27 Aug 2032 (estimated)
1. Technical Field
The described embodiments relate generally to electronic components and more particularly to three dimensional structural arrays of passive components that in some embodiments include an integrated circuit.
2. Related Art
The embodiments will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:
FIG. 1 is a block diagram of one embodiment of a stacked array;
FIG. 2 is an exploded view of one embodiment of a stacked array;
Representative applications of methods and apparatus according to the present application are described in this section. These examples are being provided solely to add context and aid in the understanding of the described embodiments. It will thus be apparent to one skilled in the art that the described embodiments may be practiced without some or all of these specific details. In other instances, well known process steps have not been described in detail in order to avoid unnecessarily obscuring the described embodiments. Other applications are possible, such that the following examples should not be taken as limiting.
The various aspects, embodiments, implementations or features of the described embodiments can be used separately or in any combination. In the following detailed description, references are made to the accompanying drawings, which form a part of the description and in which are shown, by way of illustration, specific embodiments in accordance with the described embodiments. Although these embodiments are described in sufficient detail to enable one skilled in the art to practice the described embodiments, it is understood that these examples are not limiting; such that other embodiments may be used, and changes may be made without departing from the spirit and scope of the described embodiments.
Passive components such as capacitors, inductors, resistors, and the like are used pervasively in electronic designs. More particularly, the passive components can be mounted on to a surface of a printed circuit board (PCB) that can include electrical interconnects also referred to as traces. However, in conventional arrangements, the passive components are laterally mounted to the PCB in such a way that valuable surface area of the PCB is utilized. In this way, the component density of the PCB is adversely affected. Therefore, reducing the amount of PCB surface area dedicated to passive components can result in a both an increase in component density and ultimately a reduction in an amount of a product required to house the electronic components therein. For example, instead of laterally mounting the passive components to the surface of the PCB, at least some of the passive components can be stacked vertically having the effect of reducing the amount of PCB surface area dedicated to the passive components without affecting the functionality of the PCB. Another approach to reducing PCB surface area for mounting of passive components can rely upon embedding at least one passive component within a PCB substrate. In still other embodiments, an integrated circuit can be embedded within the PCB substrate with or without passive components.