Semiconductor package and manufacturing method
AssigneeShinko Electric Industries Co., Ltd.
InventorsMasahiro Kyozuka, Akihiko Tateiwa, Yuji Kunimoto, Jun Furuichi
Life of this patent
Estimating the term…
Loading patent…
AssigneeShinko Electric Industries Co., Ltd.
InventorsMasahiro Kyozuka, Akihiko Tateiwa, Yuji Kunimoto, Jun Furuichi
Estimating the term…
A metal plate covers an opening on the upper surface of a core substrate and exposes an outer edge of the upper surface of the core substrate. A conductive layer covers the lower surface of the core substrate. A semiconductor chip bonded to a first surface of the metal plate is exposed through the opening. A first insulating layer covers the upper and side surface of the metal plate and the outer edge of the upper surface of the core substrate. A second insulating layer fills the openings of the metal plate and the conductive layer and covers the outer edge of the lower surface of the core substrate, the conductive layer, and the semiconductor chip. The metal plate is thinner than the semiconductor chip. Total thickness of the conductive layer and the core substrate is equal to or larger than the thickness of the semiconductor chip.
A semiconductor package comprising:
Dependencies are inferred from the claim text.