Method of manufacturing interconnection and semiconductor device
AssigneeKabushiki Kaisha Toshiba
InventorsYuichi Yamazaki, Tadashi Sakai
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsYuichi Yamazaki, Tadashi Sakai
Estimating the term…
A method of manufacturing an interconnection of an embodiment includes: forming a via which penetrates an interlayer insulation film on a substrate; forming an underlying film in the via; removing the underlying film on a bottom part of the via; forming a catalyst metal inactivation film on the underlying film; removing the inactivation film on the bottom part of the via; forming a catalyst metal film on the bottom part of the via on which the inactivation film is removed; performing a first plasma treatment and a second plasma treatment using a gas not containing carbon on a member in which the catalyst metal film is formed; forming a graphite layer on the catalyst film after the first and second plasma treatment processes; and causing a growth of a carbon nanotube from the catalyst film on which the graphite layer is formed.
A method of manufacturing an interconnection, the method comprising:
A method of manufacturing a semiconductor device, the method comprising:
Dependencies are inferred from the claim text.