Back to results
US 8,914,712 B2Granted
Hierarchical error correction
AssigneeFreescale Semiconductor, Inc.
InventorsRavindraraj Ramaraju, Ajay J. Joshi, Bobak A. Nazer
Life of this patent
Estimating the term…
Abstract
A data processing device can perform error detection and correction in two stages: in the first stage, error detection is performed for the load data using the in-line error detection information. If a first type of error is detected in the data segment, the error is corrected using the in-line error detection information. If a second type of error is detected error correction is performed using the residual sum.
Claims19
A method, comprising:
- determining a first residual sum by performing, by a data processor device, an XOR operation-having operands of a first data segment and a second data segment, each one of the residual sum, the first data segment, and the second data segment having a predetermined number of bits;
- subsequent to determining the first residual sum detecting an error in the first data segment;
- and
- in response to detecting the error, correcting the error, by the data processor device, based on the second data segment and the first residual sum.
1 more element
A method, comprising:
- in response to detecting, by a data processor device, a first type of error at a first data segment, correcting the error, by the data processor device, based on a first error correction value;
- and
- in response to detecting, by the data processor device, a second type of error at the first data segment, correcting the error, by the data processor device, based on a first residual sum, the first residual sum determined by performing an XOR operation having operands of the first data segment and a second data segment, each one of the first residual sum, the first data segment, and the second data segment having a predetermined number of bits.
A device, comprising:
- a memory comprising a memory region configured to store a plurality of data segments;
- and
- an error control circuit, coupled to the memory, and comprising:
- a first error detection module configured to determine determining a first error correction value based on a first data segment of the plurality of data segments;
- and
- a second error detection module configured to determine a first residual sum comprising of the result of an XOR operation having operands of the first data segment and a second data segment, the first residual sum, the first data segment, and the second data segment having a predetermined number of bits, and to, in response a first error being detected based on the first error correction value, correcting the error based on the first residual sum.
3 more elements
Dependencies are inferred from the claim text.