Method of forming semiconductor device with a contact plug formed by chemical mechanical polishing
AssigneePS4 Luxco S.a.r.l.
InventorKyoko Miyata
Life of this patent
Estimating the term…
Abstract
A method of forming a semiconductor device may include, but is not limited to, the following processes. A multi-layered structure is prepared over a semiconductor substrate. The multi-layered structure may include, but is not limited to, first and second patterns of a first insulating film, a second insulating film covering the first pattern of the first insulating film, and a first conductive film covering the second pattern of the first insulating film. The second insulating film and the first conductive film are polished under conditions that the first and second insulating films are greater in polishing rate than the first conductive film, to expose the first and second patterns of the first insulating film.
Claims20
A method of forming a semiconductor device, the method comprising:
- forming a first interconnect structure over a semiconductor substrate, the first interconnect structure comprising a first interconnect and a first insulating film, the first insulating film covering the first interconnect;
- forming a second insulating film covering the first interconnect structure and the semiconductor substrate;
- forming a first opening in the second insulating film, the opening exposing the first interconnect structure and the semiconductor substrate;
- forming a first conductive film in the first opening and over the second insulating film;
- and
- carrying out a chemical mechanical polishing process, to form a first contact plug in the first opening, under condition that a first polishing rate of the first insulating film is greater than a second polishing rate of the first conductive film, and that a third polishing rate of the second insulating film is greater than the second polishing rate of the first conductive film,
- wherein the first interconnect comprises a first bit line, and the first interconnect structure further comprises a second bit line adjacent to the first bit line, and the first opening is positioned between the first and second bit lines.
A method of forming a semiconductor device, the method comprising:
- preparing a multi-layered structure over a semiconductor substrate, the multi-layered structure comprising first and second patterns of a first insulating film;
- a second insulating film covering the first pattern of the first insulating film, and a first conductive film covering the second pattern of the first insulating film;
- and
- polishing the second insulating film and the first conductive film under conditions that the first and second insulating films are greater in polishing rate than the first conductive film, to expose the first and second patterns of the first insulating film,
- wherein polishing the second insulating film and the first conductive film comprises:
- carrying out a first chemical mechanical polishing process to polish the second insulating film and the first conductive film under condition that the second insulating film is greater in polishing rate than the first conductive film;
- and
- carrying out a second chemical mechanical polishing process after carrying out the first chemical mechanical polishing process, the second chemical mechanical polishing process being carried out to polish the first and second insulating films and the first conductive film under condition that the first and second insulating films are greater in polishing rate than the first conductive film.
A method of forming a semiconductor device, the method comprising:
- forming first and second interconnect structures in a memory cell region and a peripheral region respectively of a semiconductor substrate, the first interconnect structure comprising a first interconnect and a first pattern of a first insulating film, the first pattern of the first insulating film covering the first interconnect, the second interconnect structure comprising a second interconnect and a second pattern of the first insulating film, the second pattern of the first insulating film covering the second interconnect;
- forming a second insulating film over the first and second interconnect structures and over the semiconductor substrate;
- forming a first opening in the second insulating film, the first opening exposing the first interconnect structure and a part of the semiconductor substrate;
- forming a first conductive film in the first opening and over the second insulating film;
- etching back the first conductive film to remove the first conductive film over the second insulating film and to have the first conductive film remain in the first opening, so that a top surface of the first conductive film is higher than top surfaces of the first and second interconnect structures and lower than a top surface of the second insulating film;
- forming a third insulating film over the first conductive film and over the second insulating film;
- etching back the third insulating film to form side walls of the third insulating film on side wall surfaces of the second insulating film;
- selectively removing the first conductive film by using the side walls of the third insulating film as masks to have the first conductive film remain on side wall surfaces of the second insulating film to expose a part of the semiconductor substrate and to form a second opening in the first conductive film;
- forming a fourth insulating film in the second opening and over the second insulating film;
- and
- carrying out a chemical mechanical polishing process to polish the second, third and fourth insulating films and the first conductive film to expose the first and second patterns of the first insulating films, to form a contact plug in the first opening, the chemical mechanical polishing process being carried out under conditions that the first, second, third and fourth insulating films are greater in polishing rate than the first conductive film.
Dependencies are inferred from the claim text.