Etch failure prediction based on wafer resist top loss
AssigneeGlobalfoundries Singapore Pte. Ltd.
InventorsQing Yang, Shyue Fong Quek, Gek Soon Chua, Yee Mei Foong, Dong Qing Zhang, Yun Tang
Life of this patent
Estimating the term…
Loading patent…
AssigneeGlobalfoundries Singapore Pte. Ltd.
InventorsQing Yang, Shyue Fong Quek, Gek Soon Chua, Yee Mei Foong, Dong Qing Zhang, Yun Tang
Estimating the term…
An approach for methodology, and an associated apparatus, enabling a simulation process to check integrity of the design and predict a manufacturability of a resulting circuit that accounts for process latitude without a long turnaround time and/or a highly skilled engineer is disclosed. Embodiments include: determining first and second features of an IC design; determining a thickness of a resist layer of the IC design based on an aerial image of the IC design; determining a threshold value according to the thickness; and comparing the threshold value to a separation distance between the first and second features.
A method comprising:
An apparatus comprising:
A method comprising:
Dependencies are inferred from the claim text.