Top gate thin film transistor with independent field control for off-current suppression
AssigneeSharp Laboratories of America, Inc.
InventorsHidayat Kisdarjono, Apostolos T. Voutsas
Life of this patent
Estimating the term…
Loading patent…
AssigneeSharp Laboratories of America, Inc.
InventorsHidayat Kisdarjono, Apostolos T. Voutsas
Estimating the term…
A bottom-contacted top gate (TG) thin film transistor (TFT) with independent field control for off-current suppression is provided, along with an associated fabrication method. The method provides a substrate, and forms source and drain regions overlying the substrate, each having a channel interface top surface. A channel is interposed between the source and drain, with source and drain contact regions immediately overlying the source/drain (S/D) interface top surfaces, respectively. A first dielectric layer is formed overlying the source, drain, and channel. A first gate is formed overlying the first dielectric, having a drain sidewall located between the contact regions. A second dielectric layer is formed overlying the first gate and first dielectric. A second gate overlies the second dielectric, located over the drain contact region.
A method for forming a bottom-contacted top gate (TG) thin film transistor (TFT) with independent field control for off-current suppression, the method comprising:
A bottom-contacted top gate (TG) thin film transistor (TFT) with independent field control for off-current suppression, the TG TFT comprising:
Dependencies are inferred from the claim text.