Structure and method of making interconnect element, and multilayer wiring board including the interconnect element
AssigneeInvensas Corporation
InventorsKimitaka Endo, Norihito Masuda, Tomokazu Shimada
Life of this patent
Estimating the term…
Abstract
A method of fabricating an interconnect element may include fabricating a metal layer that overlies a carrier layer and that includes a plurality of metal traces; providing a dielectric element to overlie the metal layer and the carrier layer; providing a plurality of metal posts; and removing the carrier layer to expose the first major surface of the dielectric element and the outer surfaces of the plurality of metal traces.
Claims19
A method of fabricating an interconnect element, comprising:
- fabricating a first metal layer overlying a carrier layer, the first metal layer comprised of a first metal and including a plurality of metal traces, each of the metal traces having a first surface overlying the carrier layer, an opposed second surface, and an edge surface extending between the first and second surfaces;
- providing a dielectric element to overlie said metal layer and said carrier layer such that outer surfaces of said plurality of metal traces and a first major surface of said dielectric element are adjacent to said carrier layer, and inner surfaces of said plurality of metal traces are disposed within recesses in said dielectric element remote from said outer surfaces, said dielectric element having a second major surface remote from said first major surface;
- providing a plurality of metal posts extending from said inner surfaces of said plurality of metal traces at least to said second major surface of said dielectric element, said posts formed from a second metal;
- plating an etching metal layer comprised of a third metal between each of said plurality of posts and said metal traces, the etching metal layer extending along said edge surfaces of said plurality of metal traces;
- and
- etching said carrier layer to expose said first major surface of said dielectric element and portions of said outer surfaces of said plurality of metal traces not protected by said etching layer,
- wherein the etching metal layer protects surfaces of said posts and portions of said first metal layer not protected by said etching layer during the step of etching.
A method of manufacturing a multilayer wiring board including a plurality of wiring boards, wherein a plurality of interconnection layers, made from a first metal, are fabricated on one primary surface of an interlayer insulation layer in an embedded state so that a primary surface of said interconnection layers will be coplanar with said one primary surface of said interlayer insulation layer, each of said plurality of interconnection layers further comprising an opposed surface opposite the primary surface of the interconnection layer and an edge surface extending between the primary and opposed surfaces;
- fabricating a plurality of interlayer contact pillars from a second metal on at least a part of said plurality of said interconnection layers, the plurality of interlayer contact pillars extending away from the opposed surfaces of said plurality of interconnection layers, so as to extend through said interlayer insulation layer, and be exposed at an opposed surface of said interlayer insulation layer opposite the primary surface of said interlayer insulation layer;
- plating an etching metal layer comprised of a third metal between each of said plurality of interlayer contact pillars and said interconnection layers, said etching metal layer extending along said edge surfaces of said plurality of interconnection layers;
- depositing a low melting point metal layer for improving connectivity on said exposed surface of said interlayer contact pillar;
- and
- joining said plurality of prepared wiring boards in a stack such that the interlayer insulation layers of adjacent wiring boards will be fused and integrated together, along with the interconnection layer of one wiring board connecting to the interlayer contact pillar of another wiring board, or the interlayer contact pillar of one wiring board being connected to the interlayer contact pillar of another wiring board, through a low melting point metal layer for improving connectivity, when connecting, through said low melting point metal layer for improving connectivity, through applying heat and applying pressure when said prepared plurality of wiring boards are in a state wherein said prepared plurality of wiring boards are aligned so that the interconnection layer of one wiring board contacts the interlayer contact pillar of another wiring board, or the interlayer contact pillar of one wiring board contacts the interlayer contact pillar of another wiring board, through said interlayer contact pillar.
A method of fabricating an interconnect element, comprising:
- fabricating a first metal layer overlying a carrier layer, the metal layer comprised of a first metal and including a plurality of metal traces, each of the metal traces having a first surface adjacent the carrier layer, an opposed second surface, and an edge surface extending between the first and second surfaces;
- providing a dielectric element to overlie said metal layer and said carrier layer such that outer surfaces of said plurality of metal traces and a first major surface of said dielectric element are adjacent to said carrier layer, and inner surfaces of said plurality of metal traces are disposed within recesses in said dielectric element remote from said outer surfaces, said dielectric element having a second major surface remote from said first major surface;
- providing a plurality of metal posts formed from a second metal and extending from said inner surfaces of said plurality of metal traces at least to said second major surface of said dielectric element, said posts having an outer wall surface;
- and
- removing said carrier layer to expose said first major surface of said dielectric element and portions of said first surfaces of said plurality of metal traces,
- wherein said metal traces are deposited on the carrier layer so that edge surfaces of the metal traces are spaced inwardly away from the outer wall surfaces of the metal traces and so that a width of said metal traces underlying said metal posts is less than a width of the metal posts extending in a direction along a length of the carrier layer.
Dependencies are inferred from the claim text.