Iterative decoder memory arrangement
AssigneeMarvell International Ltd.
InventorsEngling Yeo, Panu Chaichanavong, Nedeljko Varnica, Gregory Burd, Zining Wu
Life of this patent
Estimating the term…
Loading patent…
AssigneeMarvell International Ltd.
InventorsEngling Yeo, Panu Chaichanavong, Nedeljko Varnica, Gregory Burd, Zining Wu
Estimating the term…
The present disclosure includes apparatus, systems and techniques relating to iterative decoder memory arrangement. A described apparatus includes R banks; Q banks; circuitry configured to store R data for a current codeword in a first R bank of the R banks and store R data for a previous codeword in a second R bank of the R banks; circuitry configured to alternate among the R banks for storing current codeword R data; circuitry configured to store Q data for the current codeword in a first Q bank of the Q banks and store Q data for the previous codeword in a second Q bank of the Q banks; and circuitry configured to alternate among the Q banks for storing current codeword Q data. The apparatus can include circuitry configured to interleave read accesses among the R banks.
An apparatus comprising:
A system comprising:
A method comprising:
Dependencies are inferred from the claim text.