Low latency bypass buffer
AssigneeArm Limited
InventorsAlistair Crone Bruce, Andrew David Tune
Life of this patent
Estimating the term…
Loading patent…
AssigneeArm Limited
InventorsAlistair Crone Bruce, Andrew David Tune
Estimating the term…
Buffer circuitry 14 is provided with shared buffer circuitry 20 which stores, in order of reception time, data transaction requests received from one or more data transaction sources. The buffer circuitry 14 operates in either a bypass mode or a non-bypass mode. When operating in the bypass mode, any low latency data transaction requests stored within the shared buffer circuitry are selected in order for output in preference to data transaction requests that are not low latency data transaction requests. In the non-bypass mode, transactions (whether or not they are low latency transactions) are output from the shared buffer circuitry 20 in accordance with the order in which they are received into the shared buffer circuitry 20. The switch between the bypass mode and the non-bypass mode is made in dependence upon comparison of a detected rate of output of low latency data transaction requests compared to a threshold value. If the rate exceeds the threshold value, then the switch is made to the non-bypass mode so that data transaction requests which are not low latency data transaction requests are permitted a fair share of the output bandwidth.
Apparatus for buffering received data transaction requests, said apparatus comprising:
Apparatus for buffering received data transaction requests, said apparatus comprising:
A method of buffering received data transaction requests, said method comprising the steps of:
Dependencies are inferred from the claim text.