Producing a net topology pattern as a constraint upon routing of signal paths in an integrated circuit design
AssigneeCadence Design Systems, Inc.
InventorsRegis Colwell, Arnold Ginetti, Khalid ElGalaind, Thomas Jordan, Jose A. Martinez, Jeffrey Markham, Steven Riley, Chung-Do Yang
Life of this patent
Estimating the term…