Single slope AD converter circuit provided with compartor for comparing ramp voltage with analog input voltage
AssigneeSemiconductor Technology Academic Research Center
InventorsYuji Osaki, Tetsuya Hirose
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Technology Academic Research Center
InventorsYuji Osaki, Tetsuya Hirose
Estimating the term…
A single slope AD converter circuit includes a comparator that compares a ramp voltage varying with a predetermined slope as time elapses with an analog input voltage, a counter that counts a predetermined clock in parallel with the comparing process of the comparator, and a controller that outputs a clock count value corresponding to elapsed time when the ramp voltage is smaller than the analog input voltage, as an AD converted first digital value. The comparator compares the ramp voltage with a predetermined first reference voltage, the counter counts the clock in parallel with the comparing process, and the controller outputs the clock count value corresponding to the elapsed time as an AD converted second digital value.
A single slope AD converter circuit, comprising:
Dependencies are inferred from the claim text.