Back to results
US 8,803,715 B2Granted
Sigma delta modulator including digital to analog coverter (DAC) calibration
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsFang-Shi Jordan Lai, Yung-Fu Lin, Kuo-Ming Wang, Hsu-Feng Hsueh, Cheng Yen Weng
Life of this patent
Estimating the term…
Abstract
Mechanisms to calibrate a digital to analog converter (DAC) of an SDM (sigma delta modulator) are disclosed. An extra DAC element in addition to the DAC is used to function in place of a DAC element under calibration. A signal (e.g., a random sequence of −1 and +1) is injected to the DAC element under calibration, and the estimated error and compensation are acquired.
Claims20
A sigma delta modulator comprising:
- a plurality of digital-to-analog converter (DAC) elements, including a calibration DAC element configured to receive a calibration signal that has a random-sequence of 1 and −1;
- and
- a calibration engine configured to receive an output of the sigma delta modulator, and to output an estimated error for each of the plurality of DAC elements based on the output of the sigma delta modulator.
A sigma delta modulator comprising:
- a plurality of digital-to-analog converter (DAC) elements, including a calibration DAC element configured to receive a calibration signal that has a random-sequence of 1 and −1;
- an analog-to-digital converter (ADC), wherein the plurality of DAC elements is configured to receive an output of the ADC;
- an adder configured to receive an output of the plurality of DAC elements and to combine the output of the plurality of DAC elements with an input signal from an external source;
- and
- a loop filter configured to receive an output of the adder and to provide an output received by the ADC.
2 more elements
Dependencies are inferred from the claim text.