Positive edge reset flip-flop with dual-port slave latch

A flip-flop circuit comprising:

• a multiplexer configured to receive a first data bit, a scan data bit, a scan enable control signal and a binary logical compliment signal of the scan enable control signal, wherein the scan enable control signal and the binary logical compliment signal of the scan enable control signal determine whether a data output of the multiplexer is the binary compliment of the first data bit or the binary compliment of scan data bit;
• a master latch configured to receive the data output of the multiplexer, a clock signal, a binary logical compliment signal of the clock signal, a retain control signal and a binary logical compliment signal of the retain control signal, a reset signal and a binary logical compliment signal of the reset signal wherein the signals clock signal, the binary logical compliment signal of the clock signal, the retain control signal the binary logical compliment signal of the retain control signal, the reset signal and the binary logical compliment signal of the reset signal determine when the binary logical value of the data output of the multiplexer is presented on the output of the master latch and when the output of the master latch is latched in the master latch,
• wherein the master latch comprises:
• a first clocked inverter, the first clocked inverter having a data input, two control inputs and a data output wherein the data input of the first clocked inverter is electrically connected to the data output of the multiplexer, the first control input of the first clocked inverter is electrically connected to the clock signal, and the second control input of the first clocked inverter is connected to the binary logical compliment signal of the clock signal;
• a tri-state inverter, the tri-state inverter having a data input, two control inputs and a data output wherein the data input of the tri-state inverter is electrically connected to the data output of the first clocked inverter, the first control input of the tri-state inverter is electrically connected to the retain control signal, the second control input of the tri-state inverter is connected to the binary logical compliment signal of the retain control signal and the third control input is connected to the binary logical compliment signal of the reset signal;
• a second clocked inverter, the second clocked inverter having a data input, two control inputs and a data output wherein the data input of the second clocked inverter is electrically connected to the data output of the tri-state inverter, the first control input of the second clocked inverter is electrically connected to the clock signal, the second control input of the second clocked inverter is connected to the binary logical compliment signal of the clock signal and the output of the second clocked inverter is electrically connected to the output of the first clocked inverter and to the input of the tri-state inverter;
• a transfer gate wherein the transfer gate transfers data from the output of the master latch to the output of the transfer gate when the clock signal transitions from a low logical value to a logical high value;
• a slave latch configured to receive the output of the transfer gate, a second data bit, the clock signal, the binary logical compliment signal of the clock signal, the retain control signal, the binary logical compliment signal of the retain control signal, a slave control signal and a binary logical compliment signal of the slave control signal wherein the clock signal, the binary logical compliment signal of the clock signal, the retain control signal, the binary logical compliment signal of the retain control signal, the slave control signal and the binary logical compliment signal of the slave control signal determine whether the output of the transfer gate or the second data bit is latched in the slave latch.