Impedance mismatch detection circuit
AssigneeLSI Corporation
InventorsMakeshwar Kothandaraman, Pankaj Kumar, Pramod Parameswaran
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Corporation
InventorsMakeshwar Kothandaraman, Pankaj Kumar, Pramod Parameswaran
Estimating the term…
A comparison circuit for detecting impedance mismatch between pull-up and pull-down devices in a circuit to be monitored includes a comparator operative to receive first and second signals and to generate, as an output, a third signal indicative of a difference between the first and second signals. A first signal generator is operative to generate the first signal indicative of a difference between reference pull-up and pull-down currents that is scaled by a prescribed amount. The reference pull-up current is indicative of a current flowing through at least one corresponding pull-up transistor device in the circuit to be monitored. The pull-down reference current is indicative of a current flowing through at least one corresponding pull-down transistor device in the circuit to be monitored. A second signal generator connected with the second input of the comparator is operative to generate the second signal as a reference voltage defining a prescribed impedance mismatch threshold associated with the circuit to be monitored.
A comparison circuit for detecting impedance mismatch between pull-up and pull-down devices in a circuit to be monitored, the comparison circuit comprising:
An electronic system, comprising:
A comparison circuit for detecting impedance mismatch between pull-up and pull-down devices in a circuit to be monitored, the comparison circuit comprising:
Dependencies are inferred from the claim text.