Non-volatile semiconductor memory device performing multi-level storage operation
AssigneeFujitsu Limited
InventorsToshihiko Suzuki, Hidenori Takahashi, Terumasa Haneda, Atsushi Uchida
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsToshihiko Suzuki, Hidenori Takahashi, Terumasa Haneda, Atsushi Uchida
Estimating the term…
A non-volatile semiconductor memory device includes: a memory unit including a plurality of memory cells, each of the plurality of memory cells to perform a multi-level storage operation by assigning a value including a plurality of bits to at least four data states defined according to a threshold level; and a controller to control the memory unit, wherein the controller sets at least one of the plurality of bits to an error correction bit that indicates one of a first state and a second state; assigns the first state to the error correction bits that correspond to the data states having a minimum threshold level and a maximum threshold level and the second state to the error correction bits that correspond to the data state having other threshold level; and resets the error correction bit to the first state when the error correction bit indicates the second state.
A non-volatile semiconductor memory device comprising:
Dependencies are inferred from the claim text.