Extending cache coherency protocols to support locally buffered data
AssigneeIntel Corporation
InventorsGad Sheaffer, Shlomo Raikin, Vadim Bassin, Raanan Sade, Ehud Cohen, Oleg Margulis
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsGad Sheaffer, Shlomo Raikin, Vadim Bassin, Raanan Sade, Ehud Cohen, Oleg Margulis
Estimating the term…
A method and apparatus for extending cache coherency to hold buffered data to support transactional execution is herein described. A transactional store operation referencing an address associated with a data item is performed in a buffered manner. Here, the coherency state associated with cache lines to hold the data item are transitioned to a buffered state. In response to local requests for the buffered data item, the data item is provided to ensure internal transactional sequential ordering. However, in response to external access requests, a miss response is provided to ensure the transactionally updated data item is not made globally visible until commit. Upon commit, the buffered lines are transitioned to a modified state to make the data item globally visible.
A system comprising:
An apparatus comprising:
A processor comprising:
An apparatus comprising:
A method comprising:
Dependencies are inferred from the claim text.