US 8,799,580 B2Granted

Storage apparatus and data processing method

AssigneeHitachi, Ltd.

InventorsYuki Sakashita, Yusuke Nonaka, Shintaro Kudo

Life of this patent

Estimating the term…

Loading patent…

Abstract

To raise the CPU cache hit rate and improve the I/O processing. Controller is CPU configured from a CPU core and a CPU cache wherein the CPU selects memory bus optimization execution processing or cache poisoning optimization execution processing according to an attribute of the access target volume on the basis of an access request. If the memory bus optimization execution processing is selected, CPU loads the target data into the CPU core after storing the target data in the main storage area, and if the cache poisoning optimization execution processing is selected, the CPU loads the target data into the CPU core after storing the target data in the temporary area of the CPU cache from the CPU memory, and the CPU core checks the target data which was loaded from the main storage area or the temporary area of the CPU cache.

Claims15

Dependent claims

A storage apparatus, comprising:

one or two or more storage devices in which a plurality of volumes are constructed in a storage area;
and
a controller which specifies an access target volume among the plurality of volumes on the basis of an access request from an access request source, and executes data I/O processing on the specified access target volume,
wherein the controller comprises a CPU which executes arithmetic processing and a CPU memory which is connected to the CPU via a CPU memory bus,
wherein the CPU is configured from one or two or more CPU cores and a CPU cache which comprises a temporary area in a portion of a main storage area,
wherein the CPU discriminates an attribute of the access target volume or target data which is the target of the data I/O processing on the basis of the access request and selects memory bus optimization execution processing or cache poisoning optimization execution processing in accordance with the discrimination result,
wherein, if the memory bus optimization execution processing is selected, the CPU stores the target data among the data stored in the CPU memory in the main storage area of the CPU cache and loads the target data stored in the main storage area of the CPU cache into the CPU core,
wherein, if the cache poisoning optimization execution processing is selected, the CPU stores the target data among the data stored in the CPU memory in the temporary area of the CPU cache, and loads the target data stored in the temporary area of the CPU cache into the CPU core, and
wherein, if the target data is loaded from the main storage area of the CPU cache, the CPU core executes at least processing to check the target data loaded from the main storage area of the CPU cache, and if the target data is loaded from the temporary area of the CPU cache, executes processing to check the target data loaded from the temporary area of the CPU cache.

6 more elements

A data processing method of a storage apparatus which comprises one or two or more storage devices in which a plurality of volumes are constructed in a storage area;

and
a controller which specifies an access target volume among the plurality of volumes on the basis of an access request from an access request source, and executes data I/O processing on the specified access target volume,
wherein the controller comprises a CPU which executes arithmetic processing and a CPU memory which is connected to the CPU via a CPU memory bus, and
wherein the CPU is configured from one or two or more CPU cores and a CPU cache which comprises a temporary area in a portion of a main storage area,
in which data processing method
the CPU executes:
a step of discriminating an attribute of the access target volume or target data which is the target of the data I/O processing on the basis of the access request;
and
a step of selecting memory bus optimization execution processing or cache poisoning optimization execution processing in accordance with the discrimination result,
wherein, in the step of selecting the memory bus optimization execution processing, the CPU stores the target data among the data stored in the CPU memory in the main storage area of the CPU cache and loads the target data stored in the main storage area of the CPU cache into the CPU core,
wherein, in the step of selecting the cache poisoning optimization execution processing, the CPU stores the target data among the data stored in the CPU memory in the temporary area of the CPU cache, and loads the target data stored in the temporary area of the CPU cache into the CPU core, and
wherein the CPU core executes:
a step of at least checking the target data loaded from the main storage area of the CPU cache if the target data is loaded from the main storage area of the CPU cache, and
a step of at least checking the target data loaded from the temporary area of the CPU cache if the target data is loaded from the temporary area of the CPU cache.

11 more elements

Dependencies are inferred from the claim text.

Facts

Application: 13/643,440Filed 11 Oct 2012
Published: US 2014/0108727 A117 Apr 2014
Granted: 5 Aug 2014
Term ends: Not estimatedThe source records don’t support an estimate.

Classification10 codes

G06F 12/0862
Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches: with prefetch
G06F 3/061
Specifically adapted to achieve a particular effect: improving I/O performance
G06F 3/065
Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems: replication mechanisms
G06F 3/0689
Plurality of storage devices: disk arrays, e.g. RAID, JBOD