US 8,798,123 B2Granted

Differential signal output device, test method of differential signal output device, and tester

AssigneeKabushiki Kaisha Toshiba

InventorRyota Terauchi

Life of this patent

Estimating the term…

Loading patent…

Abstract

In a differential signal test mode, the first control circuit causes, in response to the first control signal, the differential signal generating circuit to generate the differential signal depending upon the data signal and output the differential signal. The second control circuit stops the operation of the common mode signal generating circuit in response to the second control signal. In a common mode signal test mode, the first control circuit causes, in response to the first control signal, the differential signal generating circuit to generate a fixed differential signal and output the differential signal. The second control circuit causes, in response to the second control signal, the common mode signal generating circuit to generate the common mode signal depending upon the clock signal and output the common mode signal.

Claims20

Dependent claims

A differential signal output device comprising:

a first transmitting terminal and a second transmitting terminal that superimpose a differential signal and a common mode signal and output the signals;
a first control terminal that receives a first control signal;
a second control terminal that receives a second control signal;
a data terminal that receives a data signal;
a clock terminal that receives a clock signal;
a differential signal generating circuit that generates the differential signal and outputs the differential signal to the first and second transmitting terminals;
a first control circuit that controls an operation of the differential signal generating circuit in response to the first control signal;
a common mode signal generating circuit that generates the common mode signal and outputs the common mode signal to the first and second transmitting terminals;
and
a second control circuit that control an operation of the common mode signal generating circuit in response to the second control signal,
wherein in a differential signal test mode for evaluating the differential signal, the first control circuit causes, in response to the first control signal, the differential signal generating circuit to generate the differential signal depending upon the data signal and output the differential signal to the first and second transmitting terminals, and the second control circuit stops the operation of the common mode signal generating circuit in response to the second control signal, and
in a common mode signal test mode for evaluating the common mode signal, the first control circuit causes, in response to the first control signal, the differential signal generating circuit to generate a fixed differential signal and output the differential signal to the first and second transmitting terminals, and the second control circuit causes, in response to the second control signal, the common mode signal generating circuit to generate the common mode signal depending upon the clock signal and output the common mode signal to the first and second transmitting terminals.

9 more elements

A test method of a differential signal output device, the differential signal output device comprising:

a first transmitting terminal and a second transmitting terminal that superimpose a differential signal and a common mode signal and output the signals;
a differential signal generating circuit that generates the differential signal and outputs the differential signal to the first and second transmitting terminals;
and a common mode signal generating circuit that generates the common mode signal and outputs the common mode signal to the first and second transmitting terminals, and
the test method comprising:
in the differential signal test mode,
generating a differential signal depending upon the data signal and outputting the differential signal to the first and second transmitting terminals, and the operation of the common mode signal generating circuit is stopped, and
comparing a first threshold value and a first signals outputted from the first and second transmitting terminals and evaluating the differential signals based on the comparison results;
and
in the common mode signal test mode,
generating a fixed differential signal and output the fixed differential signal to the first and second transmitting terminals, and generating the common mode signal depending upon the clock signal and outputting the common mode signal to the first and second transmitting terminals, and
comparing a second threshold value and second signals outputted from the first and second transmitting terminals and evaluating the common mode signals based on the comparison results.

8 more elements

A tester of a differential signal output device, the differential signal output device comprising:

a first transmitting terminal and a second transmitting terminal that superimpose a differential signal and a common mode signal and output the signals;
a differential signal generating circuit that generates the differential signal and outputs the differential signal to the first and second transmitting terminals;
and a common mode signal generating circuit that generates the common mode signal and outputs the common mode signal to the first and second transmitting terminals, and
the tester comprising:
in the differential signal test mode,
generating a differential signal depending upon the data signal and outputting the differential signal to the first and second transmitting terminals, and the operation of the common mode signal generating circuit is stopped, and
comparing a first threshold value and a first signals outputted from the first and second transmitting terminals and evaluating the differential signals based on the comparison results;
and
in the common mode signal test mode,
generating a fixed differential signal and output the fixed differential signal to the first and second transmitting terminals, and generating the common mode signal depending upon the clock signal and outputting the common mode signal to the first and second transmitting terminals;
and
comparing a second threshold value and second signals outputted from the first and second transmitting terminals and evaluating the common mode signals based on the comparison results.

9 more elements

Dependencies are inferred from the claim text.