Non-volatile semiconductor memory device
AssigneeKabushiki Kaisha Toshiba
InventorsHiroshi Maejima, Natsuki Sakaguchi
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsHiroshi Maejima, Natsuki Sakaguchi
Estimating the term…
In performing a read operation of a memory transistor, a control circuit supplies a first voltage to a selected word line connected to a selected memory transistor. A second voltage is supplied to a non-selected word line connected to a non-selected memory transistor other than the selected memory transistor, the second voltage being higher than the first voltage. A third voltage is supplied to a bit line. A fourth voltage lower than the third voltage is supplied to, among source lines, a selected source line connected to a memory string including the selected memory transistor in a selected memory block. A fifth voltage substantially the same as the third voltage is supplied to, among the source lines, a non-selected source line connected to a non-selected memory string in the selected memory block.
A non-volatile semiconductor memory device comprising:
A method of controlling a non-volatile semiconductor memory device in a read operation thereof, the non-volatile semiconductor memory device comprising:
Dependencies are inferred from the claim text.