# US 8,772,089 B2 · Chip package structure and manufacturing method thereof

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 8,772,089 B2
- Document ID: US8772089B2
- Status: Granted
- Kind: B2
- Application number: 13/479,297
- Filed: 2012-05-24
- Published: 2013-01-24
- Granted: 2014-07-08
- Earliest claimed: 2011-07-20
- Assignees: ChipMOS Technologies Inc.
- Applicants: Yu-Tang Pan; Shih-Wen Chou
- Inventors: Yu-Tang Pan; Shih-Wen Chou
- Web page: https://patentgrep.com/patent/US8772089B2

## CPC

- H10W 70/411: {Chip-supporting parts, e.g. die pads}
- H10W 70/041: {Connecting or disconnecting interconnections to or from leadframes, e.g. connecting bond wires or bumps}
- H10W 70/042: {Etching}
- H10W 70/424: {Cross-sectional shapes (H10W70/481 takes precedence)}
- H10W 70/435: {of insulating layers on leadframes, e.g. bridging members}
- H10W 74/111: {the semiconductor body being completely enclosed}
- H10W 72/884: {Die-attach connectors and bond wires}
- H10W 74/016: {using moulds}
- H10W 90/736: {between a chip and a stacked lead frame, conducting package substrate or heat sink}
- H10W 90/756: {between a chip and a stacked lead frame, conducting package substrate or heat sink}
- H10W: GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10

## Abstract

A chip package structure including a leadframe, a chip, bonding wires and an encapsulant is provided. The leadframe includes a die pad, leads and an insulating layer. The die pad includes a chip mounting portion and a periphery portion. At the periphery portion, the die pad has a second upper surface lying between a first upper surface and a lower surface of the die pad. Each lead includes a suspending portion and a terminal portion. The suspending portion connects to the terminal portion and extends from the terminal portion towards the die pad. The insulating layer is disposed on the second upper surface of the periphery portion and connects the suspending portions to the die pad. The chip is disposed on the chip mounting portion. The bonding wires electrically connect the chip to the suspending portions. The encapsulant covers the chip, the bonding wires, the insulating layer, and the leadframe.

## Claims

### Claim 1

A chip package structure, comprising:
a leadframe, comprising:
a die pad, having a first upper surface and a lower surface and comprising a chip mounting portion and a periphery portion, the die pad having a second upper surface lying between the first upper surface and the lower surface at the periphery portion;
a plurality of leads, disposed around the die pad and having a top surface and a first bottom surface and each including a suspending portion and a terminal portion, wherein the leads have a second bottom surface lying between the top surface and the first bottom surface at the suspending portion, and each of the suspending portions connects to the terminal portion and extends from the terminal portion toward the die pad; and
an insulating layer, disposed on the second upper surface of the periphery portion and connecting the suspending portions of the leads to the die pad;
a chip, disposed on the chip mounting portion;
a plurality of bonding wires, electrically connecting the chip to the suspending portions; and
an encapsulant, covering the chip, the bonding wires, the insulating layer, and the leadframe.

### Claim 2 (depends on 1)

The chip package structure as claimed in claim 1, wherein the insulating layer is further partially formed between the suspending portions of the adjacent leads.

### Claim 3 (depends on 1)

The chip package structure as claimed in claim 1, wherein the insulating layer covers the periphery portion and a portion of the encapsulant.

### Claim 4 (depends on 1)

The chip package structure as claimed in claim 1, wherein the second upper surface of the periphery portion and the second bottom surface of the suspending portions are coplanar.

### Claim 5 (depends on 1)

The chip package structure as claimed in claim 1, wherein the second bottom surface of the suspending portions lies between the top surface of the leads and the second upper surface of the periphery portion.

### Claim 6 (depends on 1)

The chip package structure as claimed in claim 1, wherein the encapsulant exposes a bottom surface of the terminal portions.

### Claim 7

A method of manufacturing a chip package structure, comprising the steps of:
providing a metal layer having a first upper surface and a first lower surface;
patterning the first upper surface of the metal layer to define a chip mounting portion and a plurality of lead portions, wherein the lead portions and the chip mounting portion have a gap therebetween;
forming an insulating layer in the gap;
patterning the first lower surface of the metal layer to remove a portion of the metal layer below the lead portions and below the insulating layer, so as to form a plurality of leads and a die pad, the die pad and the leads constituting a leadframe, wherein the die pad has the chip mounting portion and a periphery portion, the die pad has a second upper surface lying between the first upper surface and the first lower surface of the metal layer at the periphery portion, each of the leads has a suspending portion and a terminal portion, the lead has a second lower surface lying between the first upper surface and the first lower surface of the metal layer at the suspending portion, the suspending portion connects with the terminal portion and extends from the terminal portion toward the die pad, the insulating layer is disposed on the second upper surface of the periphery portion and connects the suspending portions to the die pad;
mounting a chip on the chip mounting portion and electrically connecting the chip to the suspending portions through a plurality of bonding wires; and
forming an encapsulant to cover the chip, the bonding wires, the insulating layer, and the leadframe.

### Claim 8 (depends on 7)

The method of manufacturing the chip package structure as claimed in claim 7, wherein the insulating layer is further partially formed between the suspending portions of the adjacent leads.

### Claim 9 (depends on 7)

The method of manufacturing the chip package structure as claimed in claim 7, wherein the insulating layer covers the periphery portion and a portion of the encapsulant.

### Claim 10 (depends on 7)

The method of manufacturing the chip package structure as claimed in claim 7, wherein the second upper surface of the periphery portion and the second lower surface of the suspending portions are coplanar.

### Claim 11 (depends on 7)

The method of manufacturing the chip package structure as claimed in claim 7, wherein the second lower surface of the suspending portions lies between the first upper surface of the metal layer and the second upper surface of the periphery portion.

### Claim 12 (depends on 7)

The method of manufacturing the chip package structure as claimed in claim 7, wherein the encapsulant exposes a bottom surface of the terminal portions.