Programmable device, hierarchical parallel machines, and methods for providing state information
AssigneeMicron Technology, Inc.
InventorPaul Dlugosch
Life of this patent
Estimating the term…
Abstract
Programmable devices, hierarchical parallel machines and methods for providing state information are described. In one such programmable device, programmable elements are provided. The programmable elements are configured to implement one or more finite state machines. The programmable elements are configured to receive an N-digit input and provide a M-digit output as a function of the N-digit input. The M-digit output includes state information from less than all of the programmable elements. Other programmable devices, hierarchical parallel machines and methods are also disclosed.
Claims32
A hierarchical parallel machine, comprising:
- a first parallel machine comprising a plurality of programmable elements, wherein the programmable elements are configured to implement one or more finite state machines, wherein the plurality of programmable elements are configured to receive a N-digit input and provide a M-digit output as a function of the N-digit input, wherein the M-digit output includes state information from less than all of the programmable elements;
- and
- a second parallel machine configured to receive and process at least part of the M-digit output.
A hierarchical parallel machine, comprising:
- a first parallel machine comprising a plurality of programmable elements, wherein the programmable elements are configured to implement one or more finite state machines, wherein the plurality of programmable elements are configured to receive a N-digit input and provide a M-digit output as a function of the N-digit input, wherein the M-digit output is formed by compressing state information from each of the programmable elements.
A hierarchical parallel machine, comprising:
- a first level parallel machine having at least one N-digit input and a plurality of N-digit outputs, wherein each of the N-digit outputs corresponds to a respective group of N state machines implemented on the first level parallel machine.
Dependencies are inferred from the claim text.