Charge pump and method of biasing deep N-well in charge pump
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYvonne Lin, Tien-Chun Yang
Life of this patent
Estimating the term…
Abstract
A charge pump has at least one charge pump stage. Each charge pump stage includes at least one NMOS device. The at least one NMOS device has a deep N-well (DNW), and is coupled to at least one capacitor, an input node, and an output node. The input node is arranged to receive an input signal. The at least one capacitor is arranged to store electrical charges. The charge pump stage is configured to supply the electrical charges to the output node, and the DNW is arranged to float for a positive pump operation.
Claims23
A charge pump having at least one charge pump stage, each charge pump stage comprising:
- at least one NMOS device having a deep N-well (DNW), wherein a gate of the at least one NMOS device is capable of receiving a different signal from a drain of the at least one NMOS device;
- at least one capacitor coupled to the at least one NMOS device;
- a switch coupled between the at least one NMOS device and a ground, wherein a drain of the switch is coupled to a deep N-well of the switch;
- an input node coupled to the at least one NMOS device;
- and
- an output node coupled to the at least one NMOS device,
- wherein the input node is arranged to receive an input signal, the at least one capacitor is arranged to store electrical charges, the charge pump stage is configured to supply the electrical charges to the output node, and the DNW is arranged to float for a positive pump operation.
A method of biasing a deep N-well of at least one NMOS device coupled to at least one capacitor in a charge pump circuit comprising:
- floating the deep N-well for a positive pump operation by turning off a switch coupled between the deep N-well and a ground, wherein a drain of the switch is coupled to a deep N-well of the switch;
- storing electrical charges in the at least one capacitor;
- supplying a signal to a gate of the at least one NMOS device different from a signal to a drain of the at least one NMOS device;
- and
- supplying the electrical charges to an output of the charge pump circuit.
A charge pump having at least one charge pump stage, each charge pump stage comprising:
- at least one NMOS device having a deep N-well (DNW), wherein a gate of the at least one NMOS device is capable of receiving a different signal from a drain of the at least one NMOS device;
- at least one capacitor coupled to the at least one NMOS device;
- an input node coupled to the at least one NMOS device;
- an output node coupled to the at least one NMOS device;
- and
- a switch coupled between the at least one NMOS device and a ground, wherein a drain of the switch is coupled to a deep N-well of the switch;
- wherein the input node is arranged to receive an input signal, the at least one capacitor is arranged to store electrical charges, the charge pump stage is configured to supply the electrical charges to the output node, the DNW is arranged to float for a positive pump operation, and the DNW is arranged to be coupled to a ground for a negative pump operation.
Dependencies are inferred from the claim text.