Semiconductor device and manufacturing method thereof
AssigneeRenesas Electronics Corporation
InventorTomohiko Moriya
Life of this patent
Estimating the term…
Abstract
The semiconductor device of the present invention includes a silicon substrate having a logic region and a RAM region, an NMOS transistor formed in the logic region, and an NMOS transistor formed in the RAM region. The NMOS transistor has a stack structure obtained by sequentially stacking the gate insulating film and the metal gate electrode over the silicon substrate. The NMOS transistor has a cap film containing an element selected from a group consisting of lanthanum, ytterbium, magnesium, strontium, and erbium as a composition element between the silicon substrate and metal gate electrode. The cap film is not formed in the NMOS transistor.
Claims13
A semiconductor device comprising:
- a substrate having a logic region and a random access memory (RAM) region;
- a first transistor formed in the logic region;
- and
- a second transistor formed in the RAM region,
- wherein said first and second transistors have a stack structure obtained by sequentially stacking a gate insulating film and a metal gate electrode over the substrate,
- said first transistor has a cap film containing an element selected from a group consisting of lanthanum, ytterbium, magnesium, strontium and erbium as a composition element between said substrate and said metal gate electrode,
- the first and second transistors have the same conductive type,
- among the first and second transistors, said cap film is only formed in said first transistor of the logic region and is not formed in said second transistor of the RAM region having the same conductive type as the first transistor, and
- the gate insulating film at the second transistor has less notching in the gate insulating film in a channel length direction of the second transistor than notching in the gate insulating film at the first transistor in a channel length direction of the first transistor.
A method of manufacturing a semiconductor device, the method comprising:
- forming a gate insulating film over a substrate having a logic region and a random access memory (RAM) region;
- forming a metal gate electrode over said gate insulating film;
- forming a cap film interposed between said substrate and said metal gate electrode;
- removing said cap film formed in said RAM region and in a portion of the logic region of a different type from the RAM region from which the cap film is removed;
- and
- patterning a layer structure including the gate insulating film, the gate electrode, and the cap film,
- wherein said cap film contains an element selected from a group consisting of lanthanum, ytterbium, magnesium, strontium, and erbium as a composition element, and
- wherein a notching in a channel length direction of the gate insulating film formed in the RAM region is less than a notching in the channel length direction of the gate insulating film formed in a portion of the logic region.
Dependencies are inferred from the claim text.