Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
AssigneeMicron Technology, Inc.
InventorsWayne Ellis, John Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsWayne Ellis, John Kim
Estimating the term…
Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device. The semiconductor memory device may comprise a substrate comprising an upper layer. The semiconductor memory device may also comprise an array of dummy pillars formed on the upper layer of the substrate and arranged in rows and columns. Each of the dummy pillars may extend upward from the upper layer and have a bottom contact that is electrically connected with the upper layer of the substrate. The semiconductor memory device may also comprise an array of active pillars formed on the upper layer of the substrate and arranged in rows and columns. Each of the active pillars may extend upward from the upper layer and have an active first region, an active second region, and an active third region. Each of the active pillars may also be electrically connected with the upper layer of the substrate.
A semiconductor memory device comprising:
A semiconductor memory device comprising:
Dependencies are inferred from the claim text.