Retargetable instruction set simulators
AssigneeThe Regents of the University of California
InventorsNikil Dutt, Mohammad H. Reshadi
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe Regents of the University of California
InventorsNikil Dutt, Mohammad H. Reshadi
Estimating the term…
Methods for simulating an instruction set architecture (ISA) with a instruction set simulator (ISS) are provided. One exemplary embodiment of the methods includes fetching a first decoded instruction during a run time, where the decoded instruction is decoded from an original instruction in a target application program during a compile time preceding the run time. The decoded instruction can designate a template configured to implement the functionality of the original instruction. The method also preferably includes determining whether the fetched instruction is modified from the original instruction and then executing the designated template if the instruction was not modified. The method can also include decoding the original instruction during the compile time by selecting a template corresponding to the original instruction and then customizing the template based on the data in original instruction. The method can also include optimizing the customized template during the compile time.
A method of simulating an instruction set architecture (ISA) with an instruction set simulator (ISS), comprising:
A system, comprising:
A non-transitory computer readable medium having stored thereon a set of instructions executable by a machine to perform operations for simulating an instruction set architecture (ISA), said operations comprising:
Dependencies are inferred from the claim text.