Back to results
US 8,621,334 B1Granted
Log-likelihood-ratio (LLR) table calibration
AssigneeMarvell International Ltd.
InventorsNedeljko Varnica, Seo-How Low, Gregory Burd
Life of this patent
Estimating the term…
Abstract
Some of the embodiments of the present disclosure provide a system, device and a method performing N read cycles on a plurality of memory cells of a memory sector, wherein N is an integer greater than one; constructing (N+1) bin histograms based at least in part on performing the N read cycles; identifying a shortest bin histogram of the (N+1) bin histograms; and based on a height of the shortest histogram, assigning a log-likelihood ratio (LLR) to the shortest bin histogram. Other embodiments are also described and claimed.
Claims17
An apparatus comprising:
- a computer-readable storage medium;
- and
- instructions tangibly stored on the computer-readable storage medium, the instructions being executable by a programmable processor to enable the programmable processor to
- perform N read cycles on a plurality of memory cells of a memory sector, wherein N is an integer greater than one,
- construct (N+1) bin histograms based at least in part on performing the N read cycles,
- identify a shortest bin histogram of the (N+1) bin histograms, and
- based on a height of the shortest histogram, assign a log-likelihood ratio (LLR) to the shortest bin histogram.
4 more elements
An apparatus comprising:
- a computer-readable storage medium;
- and
- instructions tangibly stored on the computer-readable storage medium, the instructions being executable by a programmable processor to enable the programmable processor to
- perform N read cycles on a plurality of memory cells of a memory sector, wherein N is an integer and is greater than one,
- construct (N+1) bin histograms based at least in part on performing the N read cycles,
- identify a shortest bin histogram of the (N+1) bin histograms,
- attempt to decode data bits associated with the plurality of memory cells, based at least in part on constructing the (N+1) bin histograms, and
- in response to a failure in decoding the data bits and if a height of the shortest bin histogram is larger than a threshold number, perform a (N+1)th read cycle on the plurality of memory cells.
5 more elements
Dependencies are inferred from the claim text.