Minimum mean square error processing
AssigneeXilinx, Inc.
InventorsRaied N. Mazahreh, Hai-Jo Tarn, Raghavendar M. Rao
Life of this patent
Estimating the term…
Loading patent…
AssigneeXilinx, Inc.
InventorsRaied N. Mazahreh, Hai-Jo Tarn, Raghavendar M. Rao
Estimating the term…
A first systolic array receives an input set of time division multiplexed matrices from a plurality of channel matrices. In a first mode, the first systolic array performs triangularization on the input matrices, producing a first set of matrices, and in a second mode performs back-substitution on the first set, producing a second set of matrices. In a first mode, a second systolic array performs left multiplication on the second set of matrices with the input set of matrices, producing a third set of matrices. In a second mode, the second systolic array performs cross diagonal transposition on the third set of matrices, producing a fourth set of matrices, and performs right multiplication on the second set of matrices with the fourth set of matrices. The first systolic array switches from the first mode to the second mode after the triangularization, and the second systolic array switches from the first mode to the second mode after the left multiplication.
A minimum mean square error equalization processor, comprising:
A method for minimum mean square error equalization, comprising:
Dependencies are inferred from the claim text.