High performance equalizer having reduced complexity
AssigneeBroadcom Corporation
InventorsStephen Allpress, Quinn Li
Life of this patent
Estimating the term…
Loading patent…
AssigneeBroadcom Corporation
InventorsStephen Allpress, Quinn Li
Estimating the term…
An apparatus and method for implementing an equalizer which combines the benefits of a decision feedback equalizer (DFE) with a maximum-a-posterori (MAP) equalizer (or a maximum likelihood sequence estimator, MLSE) to provide an equalization device with significantly lower complexity than a full-state MAP device, but which still provides improved performance over a conventional DFE. The equalizer architecture includes two DFE-like structures, followed by a MAP equalizer. The first DFE forms tentative symbol decisions. The second DFE is used thereafter to truncate the channel response to a desired memory of L1 symbols, which is less than the total delay spread of L symbols of the channel. The MAP equalizer operates over a channel with memory of L1 symbols (where L1<=L), and therefore the overall complexity of the equalizer is significantly reduced.
An equalizer comprising:
A method of processing a communication signal, comprising:
An equalizer, comprising:
Dependencies are inferred from the claim text.