Back to results
US 8,575,000 B2Granted
Copper interconnects separated by air gaps and method of making thereof
AssigneeSanDisk Technologies LLC
InventorsVinod R. Purayath, James K. Kai, Jayavel Pachamuthu, Jarrett Jun Liang, George Matamis
Life of this patent
Estimating the term…
Abstract
A semiconductor device including a plurality of copper interconnects. At least a first portion of the plurality of copper interconnects has a meniscus in a top surface. The semiconductor device also includes a plurality of air gaps, wherein each air gap of the plurality of air gaps is located between an adjacent pair of at least the first portion of the plurality of bit lines.
Claims3
A method of making a semiconductor device, comprising:
- providing a substrate comprising a plurality of sacrificial rails separated by trenches;
- sputtering a non-conformal copper layer at a temperature above 150° C. in the trenches and over the sacrificial rails;
- heating the semiconductor device to a temperature above 300° C. to reflow the copper layer from the top of the sacrificial rails into the trenches to form copper rails in the trenches;
- removing at least a portion of the sacrificial rails after reflowing the copper layer;
- and
- depositing a non-conformal insulating layer over the copper rails such that air gaps are formed between adjacent copper rails, wherein the non-conformal insulating forms a continuous layer over the air gap;
- further comprising depositing a conformal liner on the sacrificial rails prior to sputtering the non-conformal copper layer, such that the liner is located on top of the sacrificial rails and covers sidewalls of the trenches;
- further comprising depositing a cap layer on a top surface of the copper rails in the trenches, such that the copper rails are sealed by the cap layer on their top surface, the liner on their sidewalls, and at least one of a conductive plug and an interlayer insulating layer on their bottom surface;
- further comprising:
- planarizing the cap layer to remove the cap layer and the liner from a top surface of the sacrificial rails to expose a top surface of the sacrificial rails while leaving a cap on each copper rail in the trenches;
- and
- selectively etching the sacrificial rails to remove at least an upper portion of the sacrificial rails without significantly etching the cap, the liner or the copper rails.
9 more elements
A method of making a semiconductor device., comprising:
- providing a substrate comprising a plurality of sacrificial rails separated by trenches;
- sputtering a non-conformal copper layer at a temperature above 150° C. in the trenches and over the sacrificial rails;
- heating the semiconductor device to a temperature above 300° C. to reflow the copper layer from the top of the sacrificial rails into the trenches to form copper rails in the trenches;
- removing at least a portion of the sacrificial rails after reflowing the copper layer:
- and
- depositing a non-conformal insulating layer over the copper rails such that air gaps are formed between adjacent copper rails;
- wherein:
- the semiconductor device comprises a NAND nonvolatile memory having a NAND memory cell region and a peripheral region;
- and
- the copper rails comprise first copper interconnects for NAND bit lines in the NAND memory cell region;
- further comprising second copper interconnects for the NAND peripheral region, wherein the second copper interconnects are deposited into wider and shallower peripheral trenches than the trenches containing the first copper interconnects, such that the second copper interconnects are wider and thinner than the first copper interconnects;
- and
- further comprising:
- depositing a cap layer over the first and the second interconnects;
- and
- planarizing the cap layer such that a cap remains in a meniscus on a top surface of the first copper interconnects in the trenches between the sacrificial rails, and such that the cap layer is removed completely over the second copper interconnects which are located in the shallower peripheral trenches.
13 more elements
Dependencies are inferred from the claim text.